Drain current (I d ) degradation due to Fowler-Nordheim (FN) stress and V g ¼ V d stress were investigated in 0.15 mm n-channel metal-oxide-semiconductor field-effect transistors (nMOSFETs) and p-channel metal-oxide-semiconductor field-effect transistors (pMOSFETs). When pMOSFETs reach the lifetime under V g ¼ V d stress, the damage resulting from gate-tosource tunneling current is not negligible in comparison with the damage caused by channel hot carriers. I d degradation models of pMOSFETs under FN stress and V g ¼ V d stress were established. According to the I d degradation models, the impact of gate-to-source tunneling current on the result of hot-carrier reliability testing is discussed.
Introduction
Hot-carrier reliability of metal-oxide-semiconductor fieldeffect transistors (MOSFETs) is a major reliability concern to continued device scaling.
1) Accelerated testing of hotcarrier reliability is usually carried out under the worst-case stress condition to evaluate the fastest device degradation. Recent studies show that V g ¼ V d is the worst-case condition during stress for both nMOSFETs and pMOSFETs. [2] [3] [4] At the operating voltage (V DD ), Li et al. 5) reported that I submax is the worst-case condition for both nMOSFETs and pMOSFETs, but Morifuji et al. 6) claimed that V g ¼ V d is the worstcase condition for pMOSFETs. Further, Li et al. 7) reported that at V DD , V g ¼ V d is the worst-case condition for both nMOSFETs and pMOSFETs operated at 100 C. Since the worst-case stress condition may vary due to different device design, process conditions, and operating temperature, reliability testing is recommended to be carried out at both V g ¼ V d and I submax .
As ultra-thin gate oxide is used in state-of-the-art complementary metal-oxide-semiconductor field-effect transistor (CMOS) technologies, a new concern arose for when the device is stressed under V g ¼ V d . Due to the high electric field which is applied between the gate and source, the damage near the source side resulting from the gate-tosource tunneling current may become comparable to the damage near the drain side caused by channel hot carriers. 5, 8) Such an effect can lead to misinterpretation of stress results because the damage to the device is no longer mainly due to channel hot carriers. To address this new concern, in this study we investigate the significance of the damage resulting from the gate-to-source tunneling current during hot-carrier reliability testing in both nMOSFETs and pMOSFETs. Further, I d degradation models were established to evaluate the impact of gate-to-source tunneling current on the result of hot-carrier reliability testing.
Experiments
nMOSFETs and pMOSFETs used in this study were fabricated using an advanced 0.15 mm dual-poly gate CMOS process with 2 nm gate oxide thickness (T ox ). The gate length (L) and width of the devices are 0.15 mm and 10 mm, respectively. The forward-mode saturation I d measured at
Although a high electric field ($6 MV/cm) is applied between the gate and source when V g ¼ AE1:2 V, I d monitoring shows that it does not influence the degradation of the devices because less than 0.02% in I d change is observed after performing 40 characterizations without application of stress in between. Devices were stressed at room temperature under various
The stressing was interrupted periodically to measure I d degradation. Device lifetime is defined as the time required to reach 5% degradation in I d .
Results and Discussion
I d degradation of nMOSFETs and pMOSFETs under V g ¼ V d stress and FN stress is shown in Fig. 1 . Two distinct trends are observed. First, gate-to-source tunneling current has a negligible impact on the result of V g ¼ V d stress in nMOSFETs, but this is not negligible in pMOSFETs. We assume the amount of damage resulting from gate-to-source tunneling current during V g ¼ V d stress is half of the damage under pure FN stress. When the device reaches 5% I d degradation during V g ¼ V d stress, the amount of I d degradation resulting from gate-to-source tunneling current is 0.006% and 0.6% for nMOSFETs and pMOSFETs, respectively. Such a phenomenon mainly results from lower stress jV g j in nMOSFETs (2.3 V) than that of pMOSFETs (À2:75 V). Since the mean free path of electrons is about twice that of holes, 9) electrons can obtain sufficiently high energy to create damage under a lower
The second trend is that FN-stress-induced I d degradation of nMOSFETs is lower under smaller jV g j stress but is projected to be greater than that of pMOSFETs when jV g j > 3:7 V. To explain this phenomenon, a carrier-separation experiment was carried out under inversion conditions on nMOSFETs and pMOSFETs. 10, 11) The hole component (I gh ) and electron component (I ge ) of the tunneling gate current are drawn in Fig. 2 . As seen in Figs. 1 and 2 , the similarity of crossover in FN-stress-induced I d degradation and I gh around jV g j ¼ 3:7 V suggests that I d degradation due to FN stress is highly related to I gh . Such an observation is consistent with the result reported in ref. 12 that a hole is two orders of magnitude more effective than an electron in activating traps which cause oxide breakdown. Because FNstress-induced I d degradation is highly related to I gh , an I gh dependent model shown below is proposed to model the pMOSFET's FN-stress-induced I d degradation:
A 1 , m 1 , and n 1 are technology-dependent parameters and t is the stress time. In our samples, A 1 ¼ 2:0 Â 10 18 , m 1 ¼ 2:53, and n 1 ¼ 0:30 can model degradation data reasonably well as seen in Fig. 3(a) .
To evaluate the impact of gate-to-source tunneling current on the result of V g ¼ V d stress, modeling of I d degradation under V g ¼ V d stress is also required. Since the total damage in the device is the sum of the damage resulting from gateto-source tunneling current and the damage caused by channel hot carriers, I d degradation for pMOSFETs under V g ¼ V d stress is modeled as the sum of two terms:
The first term in eq. (2) accounts for the degradation resulting from gate-to-source tunneling current. The second term is the degradation caused by channel hot carriers where A 2 , m 2 , and n 2 are also technology-dependent parameters. Note that gate current (I g ) during V g ¼ V d stress is used to model the I d degradation caused by channel hot carriers because the damage is the result of channel hot-hole injection. 13, 14) As seen in Fig. 3(b) , the results of the model and data matched pretty well when A 2 ¼ 1:8 Â 10 7 , m 2 ¼ 1:09, and n 2 ¼ 0:32 are used in eq. (2) .
According to the measured I gh vs V g and I g vs V g relationship (shown in Fig. 4) , the lifetime of pMOSFETs as a function of V g under V g ¼ V d stress can be solved as a selfconsistent solution for eqs. (1) and (2) . Once the lifetime is obtained, the amount of I d degradation resulting from gateto-source tunneling current can be estimated as the value calculated from the first term of eq. (2). Results of the above modeling are shown in Fig. 5 . Data of lifetime under V g ¼ V d stress and half of the I d degradation under FN stress for the pMOSFETs in Fig. 1 are also included in Fig. 5 to show that the above modeling is accurate. From Fig. 5 , the impact of gate-to-source tunneling current on the characterization result of V g ¼ V d stress can be discussed. First, I d degradation resulting from gate-to-source tunneling current has a peak around V g ¼ À3 V. Such a phenomenon can be explained by the crossover of I gh and I g at V g ¼ À3 V as shown in Fig. 4 . When the stressing jV g j is higher than 3 V, I gh is less than I g . As a result, I d degradation contributed by Fig. 1 ) between nMOSFETs and pMOSFETs is observed. gate-to-source tunneling current is reduced. Second, under lower field stress conditions (i.e. stressing jV g j < 3 V), I d degradation resulting from gate-to-source tunneling current is reduced when the stress jV g j is lower. Specifically, if V g ¼ V d stress is carried out under jV g j < 1:95 V, I d degradation resulting from gate-to-source tunneling current can be controlled to be less than 0.25%, i.e. less than 5% of the total I d degradation.
Conclusions
The impact of gate-to-source tunneling current on the characterization result of V g ¼ V d stress is negligible in nMOSFETs, but not negligible in pMOSFETs. pMOSFET's I d degradation due to FN stress and V g ¼ V d stress can be modeled by the hole component of the tunneling gate current and hot-hole gate current. To reduce the impact of gate-tosource tunneling current on the result of V g ¼ V d stress, stressing should be performed under a lower jV d j (¼ jV g j). When the device reaches its lifetime, the amount of I d degradation resulting from gate-to-source tunneling current is also estimated. Under lower field stress conditions, this I d degradation is reduced when the stress jV g j (¼ jV d j) is lower.
